Normal view MARC view ISBD view

Asic implementation and power optimization of rise processor using gals techniqu

Joshi Parkash chandra

Asic implementation and power optimization of rise processor using gals techniqu Joshi Parkash chandra - Dr.B.R.Amb - Jalandhar Dr.B.R.Ambedkar National Institute of T 2010 - xiii 74p

Dewey Class. No.: 621.381 / JO-A

Print
Send to device
Save record
BIBTEX ISBD RIS MARC (Unicode/UTF-8)
More searches

Search for this title in:
Other Libraries (WorldCat) Other Databases (Google Scholar) Online Stores (Bookfinder.com) Open Library (openlibrary.org)