Normal view MARC view
  • CMOS layout & simulation

CMOS layout & simulation (Topical Term)

Number of records used in: 1
Preferred form: CMOS layout & simulation

Machine generated authority record

Work cat.: (OSt)43348: Uyemura, John P., Chip design for submicron VLSI: CMOS layout & simulation, 2006

Dr. Sanjeev, Librarian
Managed by: Dr. D. P. Tripathi, Deputy Librarian, Central Library
For any query / question, please mail at circulation.liby@nitj.ac.in 

Powered by Koha