Normal view MARC view
  • Integrated circuits--Verification

Integrated circuits--Verification (Topical Term)

Preferred form: Integrated circuits--Verification

Machine generated authority record

Work cat.: (OSt)45536: Bergeron, Janick. 16553, Writing testbenches : functional verification of HDL models, 2007

Dr. Sanjeev, Librarian
Managed by: Dr. D. P. Tripathi, Deputy Librarian, Central Library
For any query / question, please mail at circulation.liby@nitj.ac.in 

Powered by Koha