Amazon cover image
Image from Amazon.com

Chip design for submicron VLSI: CMOS layout & simulation

By: Material type: TextTextPublication details: New Delhi Thomson 2006Description: 411pISBN:
  • 8131501957
Subject(s): DDC classification:
  • 621.38 UYE-C
Item type: Books and Monographs
Tags from this library: No tags from this library for this title. Log in to add tags.
Star ratings
    Average rating: 0.0 (0 votes)
Holdings
Item type Current library Home library Call number Materials specified Status Date due Barcode
Books and Monographs Central Library, NIT Jalandhar General Stacks Central Library, NIT Jalandhar 621.38 UYE-C (Browse shelf(Opens below)) Available 82098
Books and Monographs Central Library, NIT Jalandhar General Stacks Central Library, NIT Jalandhar 621.38 UYE-C (Browse shelf(Opens below)) Available 82099
Books and Monographs Central Library, NIT Jalandhar General Stacks Central Library, NIT Jalandhar 621.38 UYE-C (Browse shelf(Opens below)) Available 82100
Books and Monographs Central Library, NIT Jalandhar General Stacks Central Library, NIT Jalandhar 621.38 UYE-C (Browse shelf(Opens below)) Available 82101
Books and Monographs Central Library, NIT Jalandhar General Stacks Central Library, NIT Jalandhar 621.38 UYE-C (Browse shelf(Opens below)) Available 82102
Dr. Sanjeev, Librarian
Managed by: Dr. D. P. Tripathi, Deputy Librarian, Central Library
For any query / question, please mail at circulation.liby@nitj.ac.in 

Powered by Koha